1 comment

[ 3.8 ms ] story [ 9.8 ms ] thread
What a wacky lovely board. A wild plan: use a NVMe controller, but use FPGAs to translate & interface with DDR3 ram.

It definitely foreshadows what CXL is going for!