2 comments

[ 3.3 ms ] story [ 15.0 ms ] thread
RISC-V takes a different approach to branching, even compared to other RISC processors. There are no status registers AKA condition codes.
MIPSr6 added RISC-V like compare and branch instructions.