[–] WillFlux 2y ago ↗ RISC-V takes a different approach to branching, even compared to other RISC processors. There are no status registers AKA condition codes. [–] brucehoult 2y ago ↗ MIPSr6 added RISC-V like compare and branch instructions.
2 comments
[ 3.3 ms ] story [ 15.0 ms ] thread