P4Synth: 1000x faster function synthesis vs. SAT (github.com)

Wholly ignorant passer by here. Is this a thing that’d make (notoriously) slow FPGA synthesis (by which I think I mean the conversion of VHDL or Verilog to something that can be injected into an FPGA) much faster?