HN Explorer

Dolu

↗ HN profile [ 39.7 ms ] full profile
Karma
49
Created
June 29, 2016 (10y ago)
Submissions
0
  1. An FPGA-friendly 32-bit RISC-V CPU implementation (github.com)
    102 points 43
  2. Spinal HDL: Describe Your RTL by Using Scala (spinalhdl.github.io)
    1 points 0