camel-cdr
- Karma
- 0
- Created
- ()
- Submissions
- 0
- Felix86 26.06: Some Gaming (felix86.com)
- Preliminary in-progress RISC-V "P" Extension (github.com)
- Felix86 26.03: AVX, AVX2, BMI1 and F16C Support (felix86.com)
- Visualizing the RISC-V Instruction Set (gist.github.com)
- RISC-V Oral History Panel [video] (youtube.com)
- “One Student One Chip” Course Homepage (ysyx.oscc.cc)
- OpenXiangShan Tutorials at MICRO'25 (tutorial.xiangshan.cc)
- XiangShan Vector Floating-Point Unit Design (docs.xiangshan.cc)
- Apple Trace Cache (realworldtech.com)
- Sixth Championship of Branch Prediction (CBP2025) (ericrotenberg.wordpress.ncsu.edu)
- LoongArch64 Subjective Higlights (0x80.pl)
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra? (eetimes.com)
- The Saturn Microarchitecture Manual (saturn-vectors.org)
- Web 2024 (2014) (berjon.com)
- RISC-V Vector Extension for Integer Workloads: An Informal Gap Analysis (gist.github.com)
- SWAR UTF-8 Validation with the hidden RISC-V gem xperm4 (camel-cdr.github.io)
- Akeana Exits Stealth Mode with Comprehensive RISC-V Processor Portfolio (techpowerup.com)