RISC was intended to have fewer instructions to allow reduced execution time, and higher clock speeds. The addressing mode did not define RISC, it was a method to reach the goal. That link has a lot of wrong information…
RISC was intended to have fewer instructions to allow reduced execution time, and higher clock speeds. The addressing mode did not define RISC, it was a method to reach the goal. That link has a lot of wrong information…