sybreon

↗ HN profile [ 59.6 ms ] full profile
Karma
41
Created
July 27, 2009 (16y ago)
Submissions
0
  1. This is a pipelined hardware implementation of the DCPU-16 cpu designed by @notch for his new game 0x10c in Verilog RTL. It is written entirely in RTL Verilog and is fully synthesisable. While basically functional,…