HN Explorer

_quarks_

↗ HN profile [ 40.4 ms ] full profile
Karma
134
Created
March 28, 2021 (5y ago)
Submissions
0
  1. A Transparent Wishbone-to-SPI Bridge Supporting Execute-in-Place (XIP) (github.com)
    17 points 4
  2. Show HN: A Tiny and Platform-Agnostic True Random Number Generator for Any FPGA (github.com)
    5 points 1
  3. Show HN: A Technolgy-Agnostic Physical Unclonable Function (PUF) for Any FPGA (github.com)
    1 points 1
  4. A Dive into the Sipeed Tang FPGA (justanotherelectronicsblog.com)
    22 points 1
  5. Zephyr OS adds support for technology-agnostic soft-core RISC-V SoC (docs.zephyrproject.org)
    4 points 0
  6. A generic VHDL touch controller – add capacitive buttons to any FPGA (github.com)
    77 points 18
  7. Custom RISC-V Processor Built in VHDL (hackaday.com)
    3 points 0
  8. NEORV32 RISC-V SoC on FOMU FPGA Board (github.com)
    1 points 0
  9. NEORV32: A customizable RISC-V SoC (blog.adafruit.com)
    73 points 10
  10. Open-source soft-core RISC-V SoC with gdb support (github.com)
    94 points 19
  11. Open-source RISC-V soft-core NEORV32 adds on-chip debugger support (github.com)
    2 points 0
  12. The NEORV32 RISC-V soft-core microcontroller (github.com)
    1 points 1